Abstract-This paper presents an ultra-low power interface circuit to stimulate auditory nerves through fully-implantable cochlear implants (FICIs). The interface circuit senses signals generated from a multi-frequency piezoelectric sensor array, and generates neural stimulation current according to input sound level. Firstly, piezoelectric sensor output is amplified, and compressed with an ultra-low power logarithmic amplifier (LA). This significantly reduces power by eliminating the compression in the next stages. Then, amplified signal is envelope-detected, and utilized as a reference for stimulation current generation using a voltage controlled current source. Finally, biphasic stimulation current is delivered to the nerves through a switch matrix. The circuit has been designed and fabricated in 180nm high-voltage CMOS technology. 8-channel stimulator dissipates about 667 μW as it generates 110 μA biphasic stimulation current, while the front-end signal conditioning unit dissipates only 51.2 μW.
INTRODUCTION
Conventional hearing aids can be used for the treatment of mild-to-moderate hearing loss. However, for treatment of severe-to-profound hearing loss, where average loss is greater than 90 dB SPL, cochlear implants (CI) have to be utilized. CI is the most successful of neural prostheses with more than 120,000 utilizing patients worldwide [1] , [2] . CIs operate by directly stimulating the auditory nerve, bypassing the damaged hair cells, ossicles, and eardrum. Although advances in CIs have enabled relatively high quality of hearing, the requirement to wear an external processor that communicates with the implanted device increases power consumption. Limited energy storage and aesthetic concerns have redirected recent studies to fully implantable cochlear implants (FICIs) [3] .
The system presented in [4] includes a single-chip design for speech processor and stimulator for a totally implantable cochlear prosthesis system with processor power dissipation of 126 W. Sarpheskar et al. proposed an ultra-low power programmable analog bionic ear processor with 211 W of power dissipation [5] . However, the circuits only include frontend signal conditioning without neural stimulation component. In [6] , an implantable and low-power signal conditioning IC for driving a piezoelectric middle-ear sensor has been reported.
Although optimized stimulation pulse shape leads to reduced power dissipation of about 572 μW, single-sensor architecture with 8 filters to isolate distinct frequencies leads to additional power dissipation. The front-end signal processor in the circuit dissipates 93 μW of power.
In this work, an ultra-low power and fully-implantable cochlear implant interface circuit is proposed in order to simultaneously reduce power dissipation compared to aforementioned systems, and improve signal conditioning. The circuit senses signals from a set of piezoelectric cantilevers with different resonant frequencies, and stimulates auditory neurons according to the power level and frequency of the input signal. The organization of this paper is as follows: The proposed circuit design is briefly described in Section II. Section III presents FICI test results. Finally, conclusions are summarized in Section IV. Fig. 1 depicts the block diagram of the FICI system with 8 piezoelectric (PZT) sensors delivering signals at different frequency bands. Size limitation of implantable sensors leads to low voltage signals modulated by the input sound. The dynamic range of daily input sound is around 40 dB, but the electrical stimulation range of the diseased cochlea is below 15 dB [7] . Input sound has in the past been compressed with a nonlinear function to cover all daily sound levels [4] [5] [6] . In the frame of this work, a logarithmic amplifier (LA) has been designed as the first stage to both amplify and logarithmically compress the signal from the PZT sensor. Dual function of the amplifier eliminates power consumption associated with the compression block in previous designs. Power consumption at this stage is further managed through selective power gating of a lower supply voltage (VDD=1.8 V) compared to the rest of the FICI interface. The logarithmic amplifier is composed of 5 stages as shown in Fig. 2 (a) . As the input amplitude increases, each stage enters the limiting state (saturation) one by one from 5 th stage toward 1 st . Fig. 2 (b) presents the topology utilized at each logarithmic amplifier stage. The differential output current from each amplifying stage is delivered to a resistive load through current mirrors (M3-M6), to be summed with the differential output from the other stages.
II. CIRCUIT DESCRIPTION
978-1-5090-5803-7/17/$31.00 ©2017 IEEE The input stage of each amplifier includes an isolated NMOS, which improves the gain through increased transconductance (gm) for the same bias current and transistor size. The staging amplifiers operate in subthreshold domain for lower power dissipation, and include diode connected transistors as active load, which results in stage voltage gain of Av=gm,M1/gm,M3. Subthreshold operation contributes to reduced noise level at the input. Feedback from the last stage is applied to the 2 nd stage in order to cancel the effect of DC offset at the input. Fig. 2(b) highlights the offset cancellation enhancements (in red color) to the amplifier at the 2 nd stage. When a particular channel is not sampled, the corresponding logarithmic amplifier is dynamically disabled through VEN signal for power management.
Next step of the FICI system is the envelope detector, which generates a reference DC voltage in proportion to the amplitude of the signal from the amplifier output in order to control the stimulation current. The envelope detector can achieve fullwave rectification with only two diode connected MOSFETs, as shown in Fig. 3 , due to the availability of both non-inverted and inverted outputs from the logarithmic amplifier in the previous stage. When VAMP+ is positive, MOSFET M1 turns ON to charge the envelope capacitor CENV up to peak voltage, minus a diode drop. When VAMP+ falls below CENV voltage, M1 is turned OFF. VAMP-signal is the inverse of VAMP+, and works in a similar fashion. The envelope detector output is sampled with a switch, and held stable as a reference to determine the amplitude of the stimulation current. The voltage controlled current source that makes up the stimulation current generator provides both high output impedance and high voltage compliance [8] . Moreover, maximum and minimum stimulation current level can be customized for the user by controlling the gate voltage of MR in Fig. 1 . As the final stage, the stimulation current is converted into a biphasic pulse, and is transferred to the corresponding electrode (E1-E8) with the help of a switch matrix. Fig. 4 depicts the schematic diagram of the switch matrix used to drive Electrode 1, and the biphasic stimulation current generated through the control of this matrix in time domain. S1,A and SC in the switch matrix are PMOS switches whereas S1,C, S1,S, and SC are NMOS switches. The anodic pulse is generated by turning ON S1,A and SA while the cathodic pulse is propagated through S2 and S4. The load driven by the switches is the electrode tissue impedance, which is modeled as series resistor and capacitor (RS=1k ~10k , Cd=1nF~10nF) [6] , [9] . Switch S1,S is utilized to remove the charge on the capacitor at the load. The switch matrix is powered by a high voltage supply (VDDH=7-10 V) to deliver sufficient voltage to stimulation electrodes. The stimulation electrode is driven according to the well-known Continuous Interleaved Sampling (CIS) sound processing strategy, which provides sequential interleaved stimulation of the electrodes at fixed frequency. The control block, which provides channel selection and enabling of the corresponding channel amplifier, is implemented through a properly programmed Arduino UNO microcontroller [10] . The switch matrix control for biphasic current is provided by a High Voltage switch control block, which uses level shifters to convert low voltage signals to high voltage switch control signals.
III. TEST RESULTS
The FICI interface circuit was designed and implemented in 180nm high-voltage CMOS technology. and frequency conditions. The logarithmic amplifier not only amplifies the sensed voltage at the input, but fits the input voltage range to electrical dynamic range of auditory neurons as well, compressing 40 dB input voltage to 12 dB of output (Fig.  6 ). The bandwidth of the amplifier is high enough to provide frequency independent performance. The amplifier output has no significant deviation up to 5 kHz, covering the frequency band for daily speech. The neural stimulation performance of the FICI is tested with an artificial neural load (Rs=3 k and Cd=10 nF [6] ). Fig. 7 shows neural stimulation current generated at Electrode 1, with input sensor voltage amplitude of 1 mV at 500 Hz. The generated biphasic pulses have 110 μA amplitude, and 50 μs pulse width. The frequency of stimulation current pulses is programmed to yield 1000 pulses/s. Fig. 7 . Generated neural stimulation current with 50 μs of biphasic pulses for 1 mV of input sensor voltage. Table 1 shows power consumption for various blocks in the FICI system. The logarithmic amplifier and envelope detector operate with 1.8 V supply voltage. The average power dissipation of the logarithmic amplifier in one period is less than 3 μW due to the implemented power management scheme. The stimulation current generator operates with 3.3 V supply to drive M1H transistor with high enough voltage, and provides wide operation range for this high threshold transistor. The switch matrix that actuates the stimulation current requires at least 7 V in order to accommodate the high impedance of the electrodetissue interface. The high voltage switch control circuit is hence supplied with 10 V in this implementation in order to completely turn the switches ON and OFF, and prevent leakage to the auditory neurons. It should be noted that the signal control of the test circuit is done externally by an Arduino UNO microcontroller, which will be integrated as a digital CMOS control block [5, 6] in the actual system. Therefore, in Table 1 , the power consumption of the control block that generates CIS stimulation for 8-channel operation is given as an estimate from the literature [5, 6] with a safety margin of 10%. Total power dissipation of the circuit at 110 μA stimulation current is 667.2 μW. The front-end signal conditioning circuit, excluding the stimulation current, dissipates only 51.2 μW, which is the lowest value in literature to the best of our knowledge. [5, 6] .
IV. CONCLUSION
In this paper, an ultra-low power FICI interface circuit has been presented, which senses multiple signals from PZT sensors with distinct resonant frequencies, and stimulates auditory neurons with biphasic stimulation current. Multiple PZT sensor inputs eliminate bandpass filters utilized in previous cochlear implants. The logarithmic amplifier (LA) array that senses the PZT sensor outputs carries out the functions of amplification and compression of the input, which are separately applied in previous cochlear implant designs with additional power dissipation. Each LA is powered by the lowest supply voltage in the system when active, and is otherwise power-gated to further reduce both active and idle power dissipation. The amplifier output is converted to a DC reference voltage with a 2-transistor full-wave envelope detector circuit in order to determine the stimulation current. The neural stimulation performance of the interface circuit has been tested with an artificial neural load. The system provides 110 μA stimulation current for 1 mV sensor output. Front-end circuit dissipates 51.2 μW only, and the overall circuit dissipates 667.2 μW, which is one the lowest in the literature for biphasic stimulation. ACKNOWLEDGMENT This work is supported by ERC FLAMENCO project, funded by ERC Consolidator Grant 2015. 
